

# Electrical Properties of High-k Ta<sub>2</sub>O<sub>5</sub> Gate Dielectrics on Strained Ge-rich Layers

S. Chakraborty, S. K. Samanta, S. Bhattacharya, J. McCarthy, B. M. Armstrong, H. S. Gamble, G. K. Dalapati, S. Das, T. S. Perova, R. A. Moore, and C. K. Maiti

**Abstract** - Thin films of Ta<sub>2</sub>O<sub>5</sub> have been deposited on strained Ge-rich layers using tantalum pentaethoxide [Ta(OC<sub>2</sub>H<sub>5</sub>)<sub>5</sub>] by plasma enhanced chemical vapor deposition (PECVD) at low temperature. Electrical properties of the deposited samples have been measured using high frequency capacitance-voltage (C-V), conductance-voltage (G-V), and current-voltage (I-V) techniques. The fixed oxide charge density (Q<sub>f</sub>/q) and interface state density (D<sub>it</sub>) are found to be  $1.04 \times 10^{12}$  cm<sup>-2</sup> and  $3.09 \times 10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup>, respectively. The leakage current is observed to be dominated by Schottky emission (SE) at low electric field. The stress induced leakage current (SILC) is found to be negligible, indicating the good reliability of the deposited thin films.

## I. INTRODUCTION

The continuous reduction of the gate insulator (SiO<sub>2</sub>) layer thickness in advanced metal-oxide-semiconductor (MOS) technology leads to an excessive gate leakage current. For SiO<sub>2</sub> films thinner than 1.5 nm have a high direct tunneling current of the order of 1 Acm<sup>-2</sup> at 2 V gate bias [1]. Therefore, a thicker film of an alternative dielectric with a higher dielectric constant than SiO<sub>2</sub> must be used. Such high permittivity materials should have the potential to reduce the problems of extremely high leakage current while maintaining same equivalent oxide thickness (EOT). In addition, SiO<sub>2</sub> is not a good diffusion barrier for gate electrode dopants, such as boron. For these reasons extensive study are recently being made on high-dielectric constant metal oxides such as Ta<sub>2</sub>O<sub>5</sub>, Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, ZrO<sub>2</sub>, TiO<sub>2</sub>, Zr- and Hf-silicates. Among these, Ta<sub>2</sub>O<sub>5</sub> appears to be one of the most promising high-k gate dielectrics for MOS applications because of its high dielectric constant, low leakage current, low dielectric loss, low defect density, good temperature and thermal stability [2]. For high-speed CMOS technology, Ge is a better

S. Chakraborty, S. K. Samanta, G. K. Dalapati, S. Das, and C. K. Maiti are with the Department of Electronics & ECE, IIT Kharagpur 721302, India, E-mail: [ckm@ece.iitkgp.ernet.in](mailto:ckm@ece.iitkgp.ernet.in)

S. Bhattacharya, B. M. Armstrong, and H. S. Gamble are with the School of Electrical & Electronic Engineering, The Queen's University of Belfast, United Kingdom, E-mail: [sekhar@qub.ac.uk](mailto:sekhar@qub.ac.uk)

J. McCarthy, T. S. Perova, and R. A. Moore are with the Department of Electronic & Electrical Engineering, Trinity College, University of Dublin, Dublin 2, Ireland Email: [perovat@tcd.ie](mailto:perovat@tcd.ie)

semiconductor than Si because it offers much higher electron and hole mobility at room temperature. The electron and hole mobility of Ge is two and four times higher than those of Si, respectively. But the main problem associated with the native germanium oxide (GeO<sub>2</sub>) which is unstable, hygroscopic, water-soluble and even volatile at high temperature (> 800°C). Due to these unreliable features, GeO<sub>2</sub> has hindered its use for microelectronic applications. The strain-induced modification of Ge films is found to have a significant impact on the band structure and carrier transport. This includes the splitting of degenerate valence and conduction bands, reducing of effective mass of conduction holes, and also reducing of channel scattering [3]. This increases the hole mobility in the Ge channel. A higher mobility in the channel of a p-MOSFET will improve both circuit speed and the level of integration in Ge-based complementary metal-oxide semiconductor (Ge-CMOS). In this work, ultra-thin high-k Ta<sub>2</sub>O<sub>5</sub> gate dielectric films have been deposited on strained Ge-rich layers using microwave plasma enhanced chemical vapor deposition (PECVD) technique at a low temperature (150°C) for the first time. Electrical properties are reported.

## II. EXPERIMENTAL

The starting substrate was n-type Si (100) having a resistivity of 10-20 Ω-cm. Relaxed graded-Si<sub>1-x</sub>Ge<sub>x</sub> buffer layers (in 10 steps, x = 0.6) were grown by UHV compatible LPCVD. Strained Ge-rich layers were then deposited at 800°C and the film thickness was 0.15-0.2 μm. The process gases used were germane (GeH<sub>4</sub>) and silane (SiH<sub>4</sub>) and the working pressure was kept between 0.092-0.150 Torr. In the plasma enhanced chemical vapor deposition (PECVD) process, Ta<sub>2</sub>O<sub>5</sub> films were deposited from a vaporized organometallic precursor, tantalum pentaethoxide [Ta(OC<sub>2</sub>H<sub>5</sub>)<sub>5</sub>] which was introduced in the quartz deposition chamber of the microwave (700 W, 2.45 GHz) cavity discharge system from a bubbler kept at a temperature (150°C). The wafers were cleaned in-situ using O<sub>2</sub>-plasma for 30s prior to the deposition of Ta<sub>2</sub>O<sub>5</sub> film. The Ta<sub>2</sub>O<sub>5</sub> films deposited were amorphous, since they were not exposed to a temperature higher than 650°C (crystallization point) during film formation [4]. For the electrical measurements, metal-insulator-semiconductor (MIS) capacitors were fabricated using deposited Ta<sub>2</sub>O<sub>5</sub> layers on strained Ge-rich with evaporated circular Al contacts of area  $1.96 \times 10^{-3}$  cm<sup>2</sup> through a shadow mask.

The capacitance-voltage (C-V) and current-voltage (I-V) characteristics under constant voltage (3 V) stressing were studied using the HP-4061A semiconductor test system.

### III. RESULTS AND DISCUSSIONS

Raman spectroscopy (Fig. 1) shows that the peaks are present at  $400\text{ cm}^{-1}$  and  $465\text{ cm}^{-1}$  wave number due Si-Ge and Si-Si bonds, respectively.




Fig. 1. Raman spectra of a strained-Ge layer

The phonon energy (and thus Raman shift) depends on the strain level in the films and can be used to determine the value of the strain. The strain in the layer is found to be 0.01688. A transmission electron micrograph (TEM)



Fig. 2. A cross-sectional transmission electron micrograph of a strained-Ge layer.

showing the complete heterostructure of the strained-Ge layer is shown in Fig. 2.

Fig.3 shows the frequency dispersion in the C-V characteristics. The capacitance in the accumulation region begins to roll-off. This is not a rare occasion for ultra-thin gate oxide layer. The degradation in the C-V characteristics may be due to the presence of the series resistance in conjunction with a leakage current, resulting in a

significant reduction in the accumulation capacitance [5]. The C-V characteristics are also found to be stretched along the voltage axis. This is due to the presence of both donor and acceptor like interface traps accommodated in a portion of the bandgap [6].




Fig. 3. Frequency dispersion in C-V characteristics of  $\text{Ta}_2\text{O}_5$  films deposited on strained-Ge layer.

The interface trap density ( $D_{it}$ ), at midgap calculated from the combination of a single frequency capacitance-voltage (C-V) and conductance-voltage (G-V) characteristics using Hill's method [7]. Fixed oxide charge density extracted from C-V curve and interface trap density ( $D_{it}$ ) extracted from both C-V and G-V curves for the strained Ge-rich sample are found to be  $1.04 \times 10^{12}\text{ cm}^{-2}$  and  $3.09 \times 10^{11}\text{ cm}^{-2}\text{ eV}^{-1}$  respectively.

The amount of the oxide charges does not vary with the applied bias. These charges either add or subtract the electric field value from the applied electric field at the interface and appear as an offset on the voltage axis of the C-V curves. If the presence of the mobile ionic charges is negligible, the horizontal shift of the flat-band voltage ( $V_{FB}$ ) is the simplest way to determine oxide trap charge density. The high frequency capacitances (1 MHz) are measured from inversion to accumulation and back to inversion as shown in the Fig. 4. The arrows show the direction of the measurements. It is interesting to note that the values of the flat-band voltages for both cases are almost same. Consequently, the flat-band voltage shift is almost negligible, indicating the presence of a negligible amount of trap charge in the dielectric.

To explain the current transport in ultra-thin dielectrics, the Schottky emission (SE), Poole-Frenkel (PF) emission, Fowler-Nordheim (FN) tunneling, direct tunneling and space charge limited current mechanisms are commonly invoked. In order to determine the leakage current conduction mechanism in the  $\text{Ta}_2\text{O}_5$  films, the logarithm of the current is plotted against the square root of electric field as shown in Fig. 5 at room temperature.




Fig. 4. High frequency C-V characteristics measured from inversion to accumulation and back to inversion.

A straight line, obtained at low electric field ( $< 1$  MV/cm), implies the Schottky emission [8] and is given by

$$\ln [I_{SE}] = \frac{\beta}{kT} \sqrt{E} + \left[ \ln (AT^2) - \frac{q\Phi}{kT} \right] \quad (3)$$

where  $A$  is a constant,  $\Phi$  is the Schottky barrier height,  $q$  is the electronic charge,  $k$  is the Boltzmann's constant and  $E$  is the electric field. The constant  $\beta$  is given by

$$\beta = \sqrt{\frac{q^3}{4\pi\epsilon_0\epsilon_r}} \quad (4)$$

where  $\epsilon_r$  is the dielectric constant of the insulator,  $\epsilon_0$  is the permittivity of the free space. The slope ( $M$ ) of the straight line is proportional to  $\beta$  and can be employed to determine the dielectric constant of the high- $k$  material. The value of  $M$  from Fig. 5 is found to be  $2.917 \times 10^{-3}$ . With this value of  $M$ , we have calculated dynamic permittivity of deposited  $Ta_2O_5$  films as  $\sim 25.3$  which is similar to the reported results [9].




Fig. 5. The  $\ln(I)$  vs.  $E^{1/2}$  plot for  $Ta_2O_5$  at room temperature.

Fig. 6 shows the current-voltage characteristics of the MOS capacitors before and after constant voltage (3 V) stressing for 50 seconds. It is observed that there is no significant stress induced leakage current (SILC), which shows the good reliability for the deposited  $Ta_2O_5$  films.




Fig. 6. I-V characteristics of  $Ta_2O_5$  films before and after constant voltage (3 V) stressing.

#### IV. CONCLUSION

Electrical properties of high- $k$   $Ta_2O_5$  dielectric films on strained Ge-rich layer have been measured using I-V, C-V and G-V techniques. The dominant conduction mechanism for the deposited films is found to be governed by Schottky emission in the low electric field region ( $< 1$  MV/cm), which is electrode limited. The dynamic permittivity has been calculated ( $\sim 25.3$ ) and found to be similar to that of the amorphous tantalum pentoxide films, which is generally formed at low temperature. A low leakage current ( $< 10^{-5}$  A at 1 V gate bias) has been observed and the stress induced leakage current is found to be negligible.

#### REFERENCES

- [1] X. Gou and T. P. Ma, "Tunneling leakage current in oxynitride: dependence on oxygen /nitrogen content", *IEEE Electron Dev. Lett.*, vol. 19, pp. 207-209, 1998.
- [2] S. Chatterjee, S. K. Samanta, H. D. Banerjee, and C. K. Maiti, "Effect of the stack layer on the electrical properties of  $Ta_2O_5$  gate dielectrics deposited on strained- $Si_{0.82}Ge_{0.18}$  substrates", *Semicond. Sci. Technol.*, vol. 17, pp. 993-998, 2002.
- [3] C. K. Maiti and G. A. Armstrong, *Applications of silicon-germanium heterostructure devices*, United Kingdom, Inst. of Physics Pub. 2001.
- [4] C. Chaneliere, J. L. Autran, R. A. B. Devine, and B. Balland, "Tantalum pentoxide ( $Ta_2O_5$ ) thin films for advanced dielectric applications", *Mater. Sci. Eng.*, vol. R 22, pp. 269-322, 1998.

- [5] W. K. Henson, K. Z. Ahmed, E. M. Vogel, J. R. Hauser, J. J. Wortman, R. D. Venables, M. Xu, and D. Venables, "Estimating oxide thickness of tunnel oxides down to 1.4 nm using conventional capacitance-voltage measurements on MOS capacitors", *IEEE Electron Dev. Lett.*, vol. 20, pp. 179-181, 1999.
- [6] R. Razouk and B. Deal, "Dependence of interface state density on silicon thermal oxidation process variables", *J. Electrochem. Soc.*, vol. 126, pp. 1573-1581, 1979.
- [7] W. A. Hill and C. C. Coleman, "A single frequency approximation for interface state density determination", *Solid-State Electron.*, vol. 23, pp. 987-993, 1980.
- [8] S. M. Sze, *Physics of Semiconductor Devices*, New York, John Wiley & Sons, second ed., 1981.
- [9] C. Chaneliere, S. Four, J. L. Autran, R. A. B. Devine, and N. P. Sandler, "Properties of amorphous and crystalline Ta<sub>2</sub>O<sub>5</sub> thin films deposited on Si from a Ta(OC<sub>2</sub>H<sub>5</sub>)<sub>5</sub> precursor", *J. Appl. Phys.*, vol. 83, pp. 4823-4829, 1998.